IS42S81600A, IS42S16800A, IS42S32400A,



IS42S32400A

86-pin TSOPII

1M x32x4 Banks

16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM

PRELIMINARY INFORMATION JANUARY 2005

ISSI's 128Mb Synchronous DRAM achieves high-speed

data transfer using pipeline architecture. All inputs and

outputs signals refer to the rising edge of the clock

input. The 128Mb SDRAM is organized as follows.

IS42S16800A

54-pin TSOPII

2M x16x4 Banks

FEATURES

- Clock frequency: 166,143,100 MHz
- Fully synchronous; all signals referenced to a positive clock edge
- · Internal bank for hiding row access/precharge
- Power supply

	Vdd	Vddq
IS42S81600A	3.3V	3.3V
IS42S16800A	3.3V	3.3V
IS42S32400A	3.3V	3.3V

- LVTTL interface
- Programmable burst length
 - (1, 2, 4, 8, full page)
- Programmable burst sequence: Sequential/Interleave
- Auto Refresh (CBR)
- Self Refresh with programmable refresh periods
- 4096 refresh cycles every 64 ms
- Random column address every clock cycle
- Programmable CAS latency (2, 3 clocks)
- Burst read/write and burst read/single write operations capability
- Burst termination by burst stop and precharge command
- Industrial Temperature Availability
- Lead-free Availability

KEY TIMING PARAMETERS

OVERVIEW

IS42S81600A

4M x8x4 Banks

54-pin TSOPII

Parameter	-6	-7	-10	Unit
Clk Cycle Time				
\overline{CAS} Latency = 3	6	7	10	ns
CAS Latency = 2	-	10	10	ns
Clk Frequency				
CAS Latency = 3	166	143	100	Mhz
CAS Latency = 2	-	100	100	Mhz
Access Time from Clock				
CAS Latency = 3	5.4	5.4	7	ns
CAS Latency = 2	-	6	9	ns

Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

DEVICE OVERVIEW

The 128Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V VDD and 3.3V VDDQ memory systems containing 134,217,728 bits. Internally configured as a quad-bank DRAM with a synchronous interface. Each 33,554,432-bit bank is organized as 4,096 rows by 512 columns by 16 bits.


The 128Mb SDRAM includes an AUTO REFRESH MODE, and a power-saving, power-down mode. All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVTTL compatible.


The 128Mb SDRAM has the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during burst access.

A self-timed row precharge initiated at the end of the burst sequence is available with the AUTO PRECHARGE function enabled. Precharge one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation.

SDRAM read and write accesses are burst oriented starting at a selected location and continuing for a programmed number of locations in a programmed sequence. The registration of an ACTIVE command begins accesses, followed by a READ or WRITE command. The ACTIVE command in conjunction with address bits registered are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row). The READ or WRITE commands in conjunction with address bits registered are used to select the starting column location for the burst access.

Programmable READ or WRITE burst lengths consist of 1, 2, 4 and 8 locations or full page, with a burst terminate option.





Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 PRELIMINARY INFORMATION Rev. 00C 01/20/05

PIN CONFIGURATIONS 54 pin TSOP - Type II for x8

	54 Uss	
I/O0 🔲 2	53 🔟 1/07	
VDDQ 🔲 3	52 🔟 VssQ	
NC 🎞 4	51 🔟 NC	
I/O1 🎞 5	50 1/06	
VssQ 🔟 6	49 🔲 VDDQ	
NC 🔲 7	48 🔲 NC	
I/O2 🔲 8	47 🔟 I/O5	
VddQ 🔲 9	46 🔟 VssQ	
NC 🔲 10	45 🔟 NC	
I/O3 🔲 11	44 🔟 I/O4	
VssQ 🔲 12	43 🔟 VDDQ	
NC 🔲 13	42 🔟 NC	
Vdd 🔲 14	41 🛄 Vss	
NC 🔲 15	40 🔟 NC	
WE 🔲 16	39 🛄 DQM	
CAS [17	38 🔲 CLK	
RAS 🔲 18	37 🛄 CKE	
CS 🔲 19	36 🛄 NC	
BA0 🔲 20	35 🛄 A11	
BA1 🔲 21	34 🛄 A9	
A10 🔲 22	33 🔲 A8	
A0 🔲 23	32 🔲 A7	
A1 🔲 24	31 🔟 A6	
A2 🔲 25	30 🔲 A5	
A3 🔲 26	29 🔲 A4	
Vdd 🔲 27	~ ²⁸ □ Vss	
L		

PIN DESCRIPTIONS

A0-A11	Row Address Input
A0-A9	Column Address Input
BA0, BA1	Bank Select Address
I/O0 to I/O7	Data I/O
CLK	System Clock Input
CKE	Clock Enable
<u>CS</u>	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command

WE	Write Enable
DQM	x 8 Lower Byte, Input/Output Mask
Vdd	Power
Vss	Ground
VDDQ	Power Supply for I/O Pin
Vssq	Ground for I/O Pin
NC	NoConnection

<u>ISSI®</u>



PIN CONFIGURATIONS 54 pin TSOP - Type II for x16

		54 🔟 Vss
		53 II I/O15
N		52 🗍 VssQ
		51 1/014
		50 1/013
N N	/ssQ 🔟 6	49 VDDQ
		48 II I/O12
	I/O4 🔲 8	47 🔟 I/O11
١	/ddQ 🔲 9	46 🔟 VssQ
	I/O5 🔲 10	45 🔟 I/O10
	I/O6 🔲 11	44 🛄 1/O9
		43 VDDQ
		42 1/08
		41 🔲 Vss
L		40 🔲 NC
		39 🔲 UDQM
		38 🔲 CLK
		37 🔲 CKE
		36 🛄 NC
		35 🛄 A11
		34 🛄 A9
		33 🛄 A8
		32 A7
		31 A6
		30 A5
		29 A4
		28 🔲 Vss

PIN DESCRIPTIONS

A0-A11	Row Address Input
A0-A8	Column Address Input
BA0, BA1	Bank Select Address
I/O0 to I/O15	Data I/O
CLK	System Clock Input
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command

WE	WriteEnable
DQML	x16 Lower Byte, Input/Output Mask
DQMH	x16 Upper Byte, Input/Output Mask
Vdd	Power
Vss	Ground
VDDQ	Power Supply for I/O Pin
Vssq	Ground for I/O Pin
NC	NoConnection

PIN CONFIGURATIONS 86 pin TSOP - Type II for x32

Vac 1 ● 85 ↓ Vss V000 2 85 ↓ Vos V000 4 83 ↓ Vos V000 6 81 ↓ Vos V000 6 81 ↓ Vos V000 1 7 81 ↓ Vos V000 1 8 78 ↓ Vos V000 1 10 77 10 1001 V000 11 10 77 10 1003 V000 11 12 75 11 Vos V000 11 12 75 11 Vos V000 11 16 71 11 008 V000 11 16 71 11 004 V000 11 16 71 10 04 V000 11 16 71 10 04 V00 11 16 71 10 04 V00 11 16 71 10 04 V00<			
1/00 1 2 16 11/015 VbD0 1 4 18 11/014 1/02 1 5 18 11/014 1/02 1 5 18 11/014 1/03 1 7 10 11/014 1/03 1 7 10 11/014 1/04 1 7 10/014 11/014 1/05 1 10/014 11/014 11/014 1/05 1 10/014 11/014 11/014 1/05 1 10/014 11/014 11/014 1/05 1 10/014 11/054 11/054 1/05 1 10/014 11/054 11/054 1/05 1 11/014 11/054 11/054 1/05 1 11/054 11/054 11/054 1/05 1 11/054 11/054 11/054 1/05 1 11/054 11/054 11/054 1/05 1 11/054 11/054 11/054	L	•	L
Wood [] 3 #4 10014 Wood [] 4 10014 10014 Wood [] 5 10013 10013 Wood [] 7 1001 10012 Wood [] 9 78 10012 Wood [] 9 78 10012 Wood [] 9 78 10021 Wood [] 9 78 10021 Wood [] 10 77 1001 Wood [] 11 76 1009 Wood [] 12 75 1000 Wood [] 14 73 1008 Wood [] 16 71 1008 Wood [] 16 71 10004 Wood [] 16 <td< th=""><th></th><th></th><th></th></td<>			
Image: Constraint of the second se		2 85	☐ I/O15
Image:		3 84	☐ VssQ
VSO 6 81 VooQ VOO 7 80 1011 VOO 9 78 10011 VOO 10 77 1008 VOO 10 77 1009 VOO 11 76 1009 VOS 11 76 1008 VOS 12 75 1008 VOS 14 73 1008 VOS 15 72 1008 DAMO 16 71 10001 VB 17 70 1001 VB 12 71 1001 VB 12 71 1001 VB 12 80 1001 VB 14 14 1001 VB 12 10 1001 VB 12 10 <			
I/O3 7 80 I/O12 I/O4 8 78 I/O12 I/O4 8 78 I/O12 I/O4 8 78 I/O12 I/O5 10 77 I/O10 I/O5 11 76 I/O12 I/O5 11 76 I/O20 I/O7 13 74 I/O8 I/O7 14 73 I/O8 I/O7 14 73 I/O8 I/O8 71 DOM1 I Vas U 16 71 DOM1 I/O 16 71 DOM1 I/O RAS 19 NC I/O 12 0 61 I/O RAS 19 NC I/O RAS 19 NC I/O 14 70 NC I/O 16 71 DOM1 I/O 16 10 A8 I/O 21 21 61 A8 I/O 2	I/O2 🎞	5 82	☐ I/O13
I/O4 8 79 11 Vol1 Von0 9 78 11 Vos0 I/O5 10 77 11 Vol0 I/O5 11 10 75 11 Vos0 I/O5 12 75 11 Vos0 I/O7 11 Vos0 11 Vos0 I/O7 13 74 11 Vos0 Vos0 14 73 11 Vos0 Vos0 15 72 11 Vos0 DOM0 16 71 11 DoM1 I/O7 10 NC 11 11 I/O 17 70 11 NC I/O7 10 NC 11 11 11 I/O 10 11 11 11 11 I/O 10 12 65 11 A8 I/O 21 22 65 11 A8 I/O 11 22 65 11 A4 I/O </th <th>VssQ 🗖</th> <th>6 81</th> <th></th>	VssQ 🗖	6 81	
VDOQ 9 78 11 VSSQ I/OS 10 77 11 VOID I/OS 11 75 11 VDOQ VSSQ 12 75 11 VDOQ VSSQ 12 75 11 VDOQ VSSQ 13 74 11 VOS NC 14 73 11 NC DAMO 15 72 11 NC CAS 18 69 11 NC CAS 18 69 11 NC FAS 19 68 12 CKE A11 21 22 65 13 A8 BAO 22 65 14 A7 A11 23 64 147 A1 A11 23 64 145 A5 JOAM2 25 62 145 A5 JOAM2 28 59 10 DAM3 JOAM2 28 59 10 DAM3 <t< th=""><th>I/O3 [</th><th>7 80</th><th>1/012</th></t<>	I/O3 [7 80	1/012
IVOS II 7 IVO10 IVOS II 76 IVO9 VSSG II 76 IVO9C IVOT II 76 IVO9C IVOT II 76 IVO9C IVOT II 76 IVO8C IVOT II 76 IVO8C IVOT II 76 IVO8C VIOT II VIOS IVOR VIOT II IVOR IVOR VIOT II IVOR IVOR VIOT II IVOR IVOR VIOT III IVOR IVOR VIOT III IVOR IVOR VIOT IIII IVOR IVOR VIOT IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	I/O4 🎞	8 79	☐ I/O11
I 11 76 IV09 VSSG 11 76 IV09 VSSG 11 76 IV09 IV37 11 10 100 NC 14 73 IV08 Vb0 16 72 Vss DQM0 16 71 DQM1 VC 17 0 NC VSSG 18 66 IV07 VSSG 12 20 67 IVC RAS 19 66 IA AS A11 21 66 IAS AS A23 64 IA7 IA IVO3 A11 24 68 IAS IAS A2 77 60 IAS IA A2 77 60 IAS IAS IVO9 22 81 Vs Vs IVO1 12 10 IVO3 IVO3 IVO1 10 10 IVO3 IVO3 IVO2 10 10 <	VddQ	9 78	
VSSQ 12 75 VDOQ VOT 13 74 VOS VOT 14 73 NC VDO 15 72 VSS DOMO 16 72 DOMI VE 17 0 NC VE 18 69 NC VE 12 0 0 VE 14 0 0 0 VE 14 14 0 0	I/O5 🎞	10 77	☐ I/O10
I/O7 13 74 I/O8 NC 14 73 I/NC VDD 15 I/NC DOMO 16 71 I/OM VDE 17 I/NC CAS 18 I/NC CAS 19 68 I/NC CAS 12 0 I/NC FAS 11 21 66 I/A9 BAO 12 65 I/A8 I/NC BAO 12 65 I/A8 I/NC BAO 12 65 I/A9 I/NC BAO 12 13 A6 I/NC A11 12 14 A1 I/NC I/A 23 64 I/NC I/NC I/A 24 77 60 I/A4 I/A 24 77 60 I/A4 I/A 1/NC I/NC I/NC I/NC I/A 1/NC 1/NC I/NC I/NC I/NC 10 I/NC I/NC <th>I/O6 🔲</th> <th>11 76</th> <th>1/09</th>	I/O6 🔲	11 76	1/09
NC 14 73 INC VD0 15 72 VSS VDM0 16 71 IDAM1 VWE 17 70 INC GAS 18 69 INC GAS 19 68 ICLK GAS 112 68 ICLK GAS 112 68 ICLK GAS 112 68 ICLK GAS 123 64 A9 GAS 22 65 A8 GAS 23 64 A7 A11 25 62 A5 GAS 27 60 A3 DQM2 28 59 DQM3 VD0 28 59 IVO31 VD0 28 59 IVO31 VD0 29 56 IVO30 VD0 33 52 IVO30 VD0 35 52 IVO30 VD0 36 10027 VSS VD0 37 10 <th>VssQ 🗖</th> <th>12 75</th> <th></th>	VssQ 🗖	12 75	
Vbb 15 72 Vss DQM0 16 71 DQM1 WE 17 0 NC GAS 18 69 NC RAS 19 68 CLK RAS 12 66 A9 A11 21 66 A8 BA0 22 66 A8 BA1 23 64 A7 A10 24 63 A6 AA0 25 62 A5 A2 27 60 A3 DQM3 28 69 DQM3 Vb0 29 88 Vss NC 30 57 NC Vb1 33 64 U30 Vb2 29 88 VssQ Vb1 33 64 U30 Vb2 35 27 VssQ Vb2 37 55 VssQ Vb2 37 55 VssQ Vb2 37 55 VssQ	I/07 🎞	13 74	1/08
DOM0 I 16 71 IDQM1 WE I 70 NC WE I 70 NC INC INC INC PAS II 19 60 ICK CS II 20 61 A9 BAO II 21 66 A9 BAO II 22 65 A6 AA1 II 24 61 A4 AA1 II 24 61 A4 AA1 II 27 60 A3 JOAM3 III 27 60 A3 JOAM3 IIII 30 51 Vo31 Von III 32 55 IV031 IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	NC III	14 73	
WE 17 70 NC CAS 13 68 NC RAS 19 68 CLK CS 20 67 CKE A11 21 66 A9 BAO 22 65 A8 BAO 22 65 A8 A11 21 66 A7 A2 22 63 A6 A10 24 63 A6 A10 24 63 A5 A11 26 61 A4 A2 27 60 A4 A2 27 60 A6 DQM2 29 58 DQM3 Vob 29 58 Vos NC 30 57 NC I/O16 31 32 10000 I/O17 33 54 10030 I/O18 34 10028 10029 I/O21 39 49 10028 I/O22 40 49 100	Vdd 🗖	15 72	⊥ Vss
WE 17 70 NC CAS 13 68 NC RAS 19 68 CLK CS 20 67 CKE A11 21 66 A9 BAO 22 65 A8 BAO 22 65 A8 A11 21 66 A7 A2 22 63 A6 A10 24 63 A6 A10 24 63 A5 A11 26 61 A4 A2 27 60 A4 A2 27 60 A6 DQM2 29 58 DQM3 Vob 29 58 Vos NC 30 57 NC I/O16 31 32 10000 I/O17 33 54 10030 I/O18 34 10028 10029 I/O21 39 49 10028 I/O22 40 49 100		16 71	
FAS 19 68 CLK 20 67 CKE A111 21 66 A9 BA0 22 65 A8 BA1 23 64 A7 A10 25 62 A6 A6 A6 A6 A0 25 61 A4 A2 28 9 DOM3 DQM2 28 9 DOM3 VD0 29 58 Vss VD0 22 55 VopQ VSS 23 55 VopQ VVSQ 32 55 VopQ VVOQ 35 52 VsQ VVOQ 35 51 VopQ VVOQ 37 50 U/028 VVOQ 37 50 U/028 VVOQ 37 50 U/026 VSQ 37 50 U/026 VSQ 38 48 U/026 VSQ 40 47 U/026		17 70	
CS 20 67 CKE A11 21 66 A9 BA0 22 65 A8 BA1 23 61 A7 A10 24 63 A6 A0 25 62 A5 A11 26 A1 A1 A2 27 60 A3 DQM2 28 59 DQM3 VDD 29 58 VSS NC 30 51 NC VODQ 23 55 VDQA VSSQ 33 54 VOSQ VDV04 35 VOQ4 VSQ VDV04 35 VDQ4 VOQ4 VDV04 38 49 VOQ4 VOQ4 38 49 VOQ4 VDQ2 42 45 VOQ4		18 69	
CS 20 67 CKE A11 21 66 A9 BA0 22 68 A8 BA1 23 64 A7 A10 24 63 A6 A0 25 62 A5 A11 26 A1 A1 A2 27 60 A3 DQM2 28 59 DQM3 VDD 29 58 VSS NC 30 51 NC VODQ 31 56 VODQ I/O16 31 54 I/O20 I/O17 33 54 I/O20 I/O18 34 1/O28 I/O29 VDDQ 35 52 VSQ I/O20 38 49 I/O28 I/O21 39 48 I/O26 I/O22 40 47 I/O26 I/O23 42 45 I/O24	RAS T	19 68	
BA0 22 65 A8 BA1 23 64 A7 A10 24 63 A6 A2 25 62 A5 DQM2 27 60 A3 DQM2 28 59 DQM3 VSS 100 29 58 VSS NC 30 57 NC NC VSS 32 55 VSS VSS VSQ 32 55 VSQ VOQ VODQ 33 54 VOQ VOQ VODQ 35 100 VC29 VSQ VDQ 35 100 VC29 VSQ VDQ 35 100 VC29 VSQ VDQ 38 49 VDQ VDQ VODQ 38 49 VDQ VDQ VOQ 1002 41 46 VSQ VOQ 42 45 VSQ VSQ VDQ 42 45 VOQ VSQ <th></th> <th>20 67</th> <th>П СКЕ</th>		20 67	П СКЕ
BA1 23 64 A7 A10 24 63 A6 A0 25 62 A5 A1 26 A1 A3 DQM2 27 60 A3 DQM2 28 59 DQM3 Vbb 29 58 Vss Vbb 31 56 Vss Vc 31 56 Vol Vssq 32 51 Vol Vssq 32 51 Vol Vsq 32 51 Vol Vol 33 54 Vol Vol 33 54 Vol Vol 36 1/029 Vol Vol 37 50 1/029 Vol 38 49 Vol Vol 38 49 Vol Vol 40 47 1/026 Vol 41 46 VssQ Vol 41 45 VssQ	A11 🗖	21 66	Д А9
A10 I 24 63 I A6 A0 I 25 62 I A5 A1 I 26 61 I A4 A2 I 27 60 I A3 DOM2 I 28 59 I DQM3 VDD I 29 58 I Vss NC I 31 56 I VO31 VSQ I 32 51 VopQ I/O17 I 33 54 I I/O30 I/O18 I 34 53 I I/O29 VDQ I 36 51 I/O29 VsQ I/O18 I 36 1 I/O28 I/O27 VSQ I 38 49 VDQQ VDQ I/O21 I 39 48 I I/O26 I/O23 I 41 46 VSQ I/O24	BA0 🗖	22 65	A8
A0 25 62 A5 A1 26 61 A4 A2 27 60 A3 DQM2 28 59 DQM3 Vbb 29 58 Vss Vbb 30 57 NC Vol 31 56 VolQ Vol 32 55 VolQ Vol 32 55 VolQ Vol 34 54 V031 Vol 32 55 VolQ Vol 32 55 VolQ Vol 34 54 V029 Vol 35 52 VssQ Vol 37 50 V027 Vol 38 49 VolQ Vol 38 49 VolQ Vol 38 49 VolQ Vol 41 46 VssQ Vol 41 46 VssQ Vol 41 45 Vol	BA1 🔲	23 64	1 A7
A1 26 61 A4 A2 27 60 A3 DQM2 28 59 DQM3 Vbb 29 58 Vss NC 30 57 NC I/O16 31 55 VbbQ I/O16 32 55 VbbQ I/O17 33 54 I/O30 I/O18 34 53 I/O29 VbbQ 35 52 VsQ I/O18 34 53 I/O29 VbDQ 35 52 VsQ I/O28 49 VbQQ I/O27 VsQ 39 VbQ I/O26 I/O22 40 47 I/O25 VbQQ 41 46 VsQ I/O23 42 45 I/O24	A10 🔳	24 63	A6
A2 27 60 A3 DQM2 28 59 DQM3 VDD 29 58 Vss NC 30 57 NC //O16 31 56 //O30 //O28 32 55 VbDQ //O18 34 53 1/O29 //O18 34 53 1/O29 //O19 36 51 1/O28 //O20 37 50 1/O27 //O20 38 49 1/O27 //O26 41 42 45 1/O25 //O24 42 45 1/O24	A0 🎞	25 62	1 A5
DQM2 28 59 DQM3 VD0 29 58 VSs NC 30 57 NC VSQ 31 56 VDQ VSQ 32 55 VDQ VD10 33 54 VO31 VD2 34 10030 VO30 VD3 34 53 VD29 VD4 35 VO29 VO29 VD5 36 VO29 VO29 VD0 36 VO20 VO29 VD10 37 1002 VO29 VD10 37 1002 VO20 VD10 38 1002 VO27 VD2 39 48 10026 VD2 40 48 10026 VD2 41 46 VSSQ VD2 41 46 VSQ	A1 🎞	26 61	A4
VDD 29 58 VSS NC 30 57 NC VSSQ 31 56 VDQ VSQ 32 55 VDQ I/O17 33 54 I/O30 I/O18 34 1/O29 VDDQ 35 52 VSQ I/O19 36 1/O29 VD0Q 36 1/O29 VD0Q 36 1/O29 VD0Q 36 1/O29 I/O29 37 I/O29 I/O27 39 I/O29 I/O26 1/O26 1/O26 I/O22 40 47 I/O25 I/O25 41 42 45 I/O24	A2 🞞	27 60	Д АЗ
NC 30 57 NC I/O16 31 56 I/O31 VSSQ 32 55 VDDQ I/O17 33 54 I/O30 I/O18 34 53 I/O29 VDDQ 35 52 VSSQ I/O19 36 51 I/O29 I/O19 36 51 I/O29 I/O20 37 50 I/O27 I/O21 39 VDQ I/O25 I/O22 40 47 I/O25 VDQ 41 46 VSSQ I/O23 42 45 I/O24	DQM2 🔲	28 59	
I/O16 31 56 I/O31 VSSQ 32 55 VDDQ I/O17 33 54 I/O30 I/O18 34 53 I/O29 VDDQ 35 52 VSSQ I/O19 36 51 I/O28 I/O20 37 50 I/O27 VSSQ 38 I/O26 VDQ I/O21 39 48 I/O25 I/O22 40 46 VSSQ I/O23 42 45 I/O24	Vdd 🎞	29 58	⊥ Vss
VSSQ 32 55 VDDQ I/O17 33 54 I/O30 I/O18 34 53 I/O29 VDDQ 35 52 VSSQ I/O19 36 51 I/O28 I/O20 37 50 I/O27 VSSQ 39 VDQ 48 I/O26 I/O21 39 48 I/O25 VDDQ 41 46 VSSQ I/O23 42 45 I/O24	NC III	30 57	
I/O17 33 54 I/O30 I/O18 34 53 I/O29 VDDQ 35 52 VSsQ I/O19 36 51 I/O28 I/O20 37 50 I/O27 VSsQ 39 VDQ VDQ I/O21 39 I/O26 I/O22 40 48 I/O25 VDQ 41 46 VSsQ I/O23 42 45 I/O24	I/O16 🎞	31 56	1/031
I/O18 II 34 53 I/O29 VDDQ II 35 52 I/Osq I/O19 II 36 51 I/O28 I/O20 II 37 50 I/O27 VssQ II 39 VbDQ VbDQ I/O21 II 39 I/O26 VDDQ II 39 I/O25 VDDQ II 41 46 VssQ I/O23 II 42 45 I/O24		32 55	
VDDQ 35 52 VSSQ I/O19 36 51 I/O28 I/O20 37 50 I/O27 VSSQ 38 49 VDQQ I/O21 39 48 I/O26 I/O22 40 47 I/O25 VDDQ 41 46 VSSQ I/O23 42 45 I/O24	I/O17 🎞	33 54	1/030
I/O19 36 51 I/O28 I/O20 37 50 I/O27 VssQ 38 49 VbDQ I/O21 39 48 I/O26 I/O22 40 47 I/O25 VbDQ 41 46 VssQ I/O23 42 45 I/O24	I/O18 🎞	34 53	1/029
I/O20 37 50 I/O27 VssQ 38 49 VbDQ I/O21 39 48 I/O26 I/O22 40 47 I/O25 VbDQ 41 46 VssQ I/O23 42 45 I/O24		35 52	
VSSQ 38 49 VDDQ I/O21 39 48 I/O26 I/O22 40 47 I/O25 VDDQ 41 46 VSSQ I/O23 42 45 I/O24	I/O19 🎞	36 51	1/028
I/O21 39 48 I/O26 I/O22 40 47 I/O25 VDDQ 41 46 VssQ I/O23 42 45 I/O24	I/O20 🎞	37 50	1/027
I/O22 40 47 I/O25 VDDQ 41 46 VssQ I/O23 42 45 I/O24	VssQ 🔲	38 49	
VDDQ 41 46 VSsQ I/O23 42 45 I/O24	I/O21 🔲	39 48	☐ I/O26
1/O23 II 42 45 II 1/O24	I/O22 🎞	40 47	1/025
	VddQ	41 46	VssQ
	I/O23 🎞	42 45	1/024
	Vdd 🎞	43 44	🔟 Vss
			J

PIN DESCRIPTIONS

A0-A11	Row Address Input
A0-A7	Column Address Input
BA0, BA1	Bank Select Address
I/O0 to I/O31	Data I/O
CLK	System Clock Input
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command

WE	WriteEnable
DQM0-DQM3	x32 Input/Output Mask
Vdd	Power
Vss	Ground
VDDQ	Power Supply for I/O Pin
Vssq	Ground for I/O Pin
NC	NoConnection





PIN FUNCTIONS

Symbol	Туре	Function (In Detail)
A0-A11	Input Pin	Address Inputs: A0-A11 are sampled during the ACTIVE command (row-address A0-A11) and READ/WRITE command (A0-A9 (x8); A0-A8 (x16); A0-A7(x32) with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
BA0, BA1	Input Pin	Bank Select Address: BA0 and BA1 defines which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.
CAS	Input Pin	$\overline{\text{CAS}}$, in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$, forms the device command. See the "Command Truth Table" for details on device commands.
CKE	Input Pin	The CKE input determines whether the CLK input is enabled. The next rising edge of the CLK signal will be valid when is CKE HIGH and invalid when LOW. When CKE is LOW, the device will be in either power-down mode, clock suspend mode, or self refresh mode. CKE is an asynchronous input.
CLK	Input Pin	CLK is the master clock input for this device. Except for CKE, all inputs to this device are acquired in synchronization with the rising edge of this pin.
CS	Input Pin	The \overline{CS} input determines whether command input is enabled within the device. Command input is enabled when \overline{CS} is LOW, and disabled with \overline{CS} is HIGH. The device remains in the previous state when \overline{CS} is HIGH.
DQML,	Input Pin	DQML and DQMH control the lower and upper bytes of the I/O buffers. In read
DQMH		mode, DQML and DQMH control the output buffer. When DQML or DQMH is LOW, the corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go to the HIGH impedance state when DQML/DQMH is HIGH. This function corresponds to \overline{OE} in conventional DRAMs. In write mode, DQML and DQMH control the input buffer. When DQML or DQMH is LOW, the corresponding buffer byte is enabled, and data can be written to the device. When DQML or DQMH is HIGH, input data is masked and cannot be written to the device.
DQM0-DQM3	Input Pin	For IS42S32400A only
DQM	Input Pin	For IS42S81600A only.
RAS	Input Pin	$\overline{\text{RAS}}$, in conjunction with $\overline{\text{CAS}}$ and $\overline{\text{WE}}$, forms the device command. See the "Command Truth Table" item for details on device commands.
WE	Input Pin	$\overline{\text{WE}}$, in conjunction with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, forms the device command. See the "Command Truth Table" item for details on device commands.
VDDQ	Power Supply Pin	VDDQ is the output buffer power supply.
VDD	Power Supply Pin	VDD is the device internal power supply.
Vssq	Power Supply Pin	Vssais the output buffer ground.
Vss	Power Supply Pin	Vss is the device internal ground.

GENERAL DESCRIPTION

READ

The READ command selects the bank from BA0, BA1 inputs and starts a burst read access to an active row. Inputs A0-A9 (x8); A0-A8 (x16); A0-A7 (x32) provides the starting column location. When A10 is HIGH, this command functions as an AUTO PRECHARGE command. When the auto precharge is selected, the row being accessed will be precharged at the end of the READ burst. The row will remain open for subsequent accesses when AUTO PRECHARGE is not selected. DQ's read data is subject to the logic level on the DQM inputs two clocks earlier. When a given DQM signal was registered HIGH, the corresponding DQ's will be High-Z two clocks later. DQ's will provide valid data when the DQM signal was registered LOW.

WRITE

A burst write access to an active row is initiated with the WRITE command. BA0, BA1 inputs selects the bank, and the starting column location is provided by inputs A0-A9 (x8); A0-A8 (x16); A0-A7 (x32). Whether or not AUTO-PRECHARGE is used is determined by A10.

The row being accessed will be precharged at the end of the WRITE burst, if AUTO PRECHARGE is selected. If AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses.

A memory array is written with corresponding input data on DQ's and DQM input logic level appearing at the same time. Data will be written to memory when DQM signal is LOW. When DQM is HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/ column location.

PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. BA0, BA1 can be used to select which bank is precharged or they are treated as "Don't Care". A10 determined whether one or all banks are precharged. After executing this command, the next command for the selected banks(s) is executed after passage of the period t_{RP} , which is the period required for bank precharging. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

AUTO PRECHARGE

The AUTO PRECHARGE function ensures that the precharge is initiated at the earliest valid stage within a burst. This function allows for individual-bank precharge without requiring an explicit command. A10 to enable the AUTO PRECHARGE function in conjunction with a specific READ or WRITE command. For each individual READ or WRITE command, auto precharge is either enabled or disabled. AUTO PRECHARGE does not apply except in full-page burst mode. Upon completion of the READ or WRITE burst, a precharge of the bank/row that is addressed is automatically performed.

AUTO REFRESH COMMAND

This command executes the AUTO REFRESH operation. The row address and bank to be refreshed are automatically generated during this operation. The stipulated period (tRc) is required for a single refresh operation, and no other commands can be executed during this period. This command is executed at least 4096 times for every 64ms. During an AUTO REFRESH command, address bits are "Don't Care". This command corresponds to CBR Auto-refresh.

BURST TERMINATE

The BURST TERMINATE command forcibly terminates the burst read and write operations by truncating either fixedlength or full-page bursts and the most recently registered READ or WRITE command prior to the BURST TERMI-NATE.

COMMAND INHIBIT

COMMAND INHIBIT prevents new commands from being executed. Operations in progress are not affected, apart from whether the CLK signal is enabled

NO OPERATION

When $\overline{\text{CS}}$ is low, the NOP command prevents unwanted commands from being registered during idle or wait states.

LOAD MODE REGISTER

During the LOAD MODE REGISTER command the mode register is loaded from A0-A11. This command can only be issued when all banks are idle.

ACTIVE COMMAND

When the ACTIVE COMMAND is activated, BA0, BA1 inputs selects a bank to be accessed, and the address inputs on A0-A11 selects the row. Until a PRECHARGE command is issued to the bank, the row remains open for accesses.



COMMAND TRUTH TABLE

	CKE									A11
Function Symbol	n – 1	n	CS	RAS	CAS	WE	BA1	BA0	A10	A9 - A0
Device deselect	Н	×	Н	×	×	×	×	×	×	×
No operation	Н	×	L	Н	Н	Н	×	×	×	
Burst stop	Н	Н	L	Н	Н	L	×	×	×	×
Read	Н	×	L	Н	L	Н	V	V	L	V
Read with auto precharge	Н	×	L	Н	L	Н	V	V	Н	V
Write	Н	×	L	Н	L	L	V	V	L	V
Write with auto precharge	Н	×	L	Н	L	L	V	V	Н	V
Bank activate	Н	×	L	L	Н	Н	V	V	V	V
Precharge select bank	Н	×	L	L	Н	L	V	V	L	×
Precharge all banks	Н	×	L	L	Н	L	×	×	Н	×
Mode register set	Н	×	L	L	L	L	L	L	L	V

Note: $H=V_{IH}$, $L=V_{IL} x=V_{IH}$ or V_{IL} , V = Valid Data.

DQM TRUTH TABLE

	CKE		DQM		
Function Symbol	n-1	n	U	L	
Data write / output enable	Н	×	L	L	
Data mask / output disable	Н	×	Н	Н	
Upper byte write enable / output enable	Н	×	L	×	
Lower byte write enable / output enable	Н	×	×	L	
Upper byte write inhibit / output disable	Н	×	Н	×	
Lower byte write inhibit / output disable	Н	×	×	Н	

Note: H=VIH, L=VIL x=VIH or VIL, V = Valid Data.



CKE TRUTH TABLE

	CKE						
Current State /Function	n – 1	n	CS	RAS	CAS	WE	Address
Activating Clock suspend mode entry	Н	L	×	×	×	×	×
Any Clock suspend mode	L	L	×	×	×	×	×
Clock suspend mode exit	L	Н	×	×	×	×	×
Auto refresh command Idle	Н	Н	L	L	L	Н	×
Self refresh entry Idle	Н	L	L	L	L	Н	×
Power down entry Idle	Н	L	L	Н	Н	Н	×
	Н	L	Н	×	×	×	×
Deep power down entry	Н	L	L	Н	Н	L	×
Self refresh exit	L	Н	L	Н	Н	Н	×
	L	Н	Н	×	×	×	×
Power down exit	L	Н	L	Н	Н	Н	×
	L	Н	Н	×	×	×	×
Deep power down exit	L	Н	×	×	×	×	×

Note: $H=V_{IH}$, $L=V_{IL} x=V_{IH}$ or V_{IL} , V = Valid Data.



FUNCTIONAL TRUTH TABLE

	CS	RAS	CAS	WE	Address	Command	Action
Idle	Н	Х	Х	Х	Х	DESL	Nop
	L	Н	Н	Н	Х	NOP	Nop
	L	Н	Н	L	Х	BST	Nop
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL ⁽²⁾
	L	Н	L	L	A, CA, A10	WRIT/WRITA	ILLEGAL ⁽²⁾
	L	L	Н	Н	BA, RA	ACT	Row activating
	_L	L	Н	L	BA, A10	PRE/PALL	Nop
	L	L	L	Н	Х	REF	Auto refresh
	L	L	L	L	OC, BA1=L	MRS	Mode register set
	L	L	L	L	OC, BA1=H	EMRS	Extended mode register set
Row Active	Н	Х	Х	Х	Х	DESL	Nop
	_L	Н	Н	Н	Х	NOP	Nop
	L	Н	Н	L	Х	BST	Nop
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin read (3)
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Begin write (3)
	<u> </u>	L	Н	Н	BA, RA	ACT	ILLEGAL ⁽²⁾
	_L	L	Н	L	BA, A10	PRE/PALL	Precharge/Precharge all banks ⁽
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL
Read	H	Х	Х	Х	Х	DESL	Continue burst to end to Row active
	L	Н	Н	Н	Х	NOP	Continue burst to end Row Row active
	L	Н	Н	L	Х	BST	Burst stop Row active
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate burst, begin new read ⁽⁵⁾
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, begin write ^(5, 6)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ⁽²⁾
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst Precharging
	L	L	L	н	Х	REF	ILLEGAL
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL
Write	Н	Х	Х	Х	Х	DESL	Continue burst to end Write recovering
	L	Н	Н	Н	Х	NOP	Continue burst to end Write recovering
	L	Н	Н	L	Х	BST	Burst stop Row active
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate burst, start read : Determine AP ^(5, 6)
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, new write : Determine AP ⁽⁵⁾
	L	L	Н	Н	BA, RA	RA ACT	ILLEGAL ⁽²⁾
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst Precharging (7)
	L	L	L	Н	X	REF	ILLEGAL
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code



FUNCTIONAL TRUTH TABLE Continued:

	<u>CS</u>	RAS	CAS	WE	Address	Command	Action
Read with auto Precharging	Н	×	×	×	×	DESL	Continue burst to end -
Precharge Precharging	L	Н	Н	Н	х	NOP	Continue burst to end -
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL ⁽²⁾
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL ⁽²⁾
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ⁽²⁾
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ⁽²⁾
	L	L	L	Н	×	REF	ILLEGAL
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL
Write with Auto Precharge	Н	×	×	×	×	DESL	Continue burst to end -Write recovering with auto precharge
	L	Н	Н	Н	×	NOP	Continue burst to end -Write recoveringwith auto precharge
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL ⁽²⁾
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL ⁽²⁾
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ⁽²⁾
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ⁽²⁾
	L	L	L	Н	×	REF	ILLEGAL
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL
Precharging	Н	×	×	×	×	DESL	Nop Enter idle after tRP
	L	Н	Н	Н	×	NOP	Nop Enter idle after tRP
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL ⁽²⁾
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL ⁽²⁾
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ⁽²⁾
	L	L	Н	L	BA, A10	PRE/PALL	Nop Enter idle after tRP
	L	L	L	Н	×	REF	ILLEGAL
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL
Row Activating	Н	×	×	×	×	DESL	Nop Enter bank active after tRCD
	L	Н	Н	Н	×	NOP	Nop Enter bank active after tRCD
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL ⁽²⁾
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL ⁽²⁾
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ^(2,8)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ⁽²⁾
	L	L	H L	L H	BA, A10 ×	PRE/PALL REF	ILLEGAL ⁽²⁾ ILLEGAL

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code



FUNCTIONAL TRUTH TABLE Continued:

	CS	RAS	CAS	WE	Address	Command	Action
Write Recovering	Н	×	×	×	×	DESL	Nop Enter row active after tDPL
	L	Н	Н	Н	×	NOP	Nop Enter row active after tDPL
	L	Н	Н	L	×	BST	Nop Enter row active after tDPL
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin read ⁽⁶⁾
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Begin new write
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ⁽²⁾
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ⁽²⁾
	L	L	L	Н	×	REF	ILLEGAL
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL
Write Recovering	Н	×	×	×	×	DESL	Nop Enter precharge after tDPL
with Auto	L	Н	Н	Н	×	NOP	Nop Enter precharge after tDPL
Precharge	L	Н	Н	L	×	BST	Nop Enter row active after tDPL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL ^(2, 6)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ⁽²⁾
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ⁽²⁾
	L	L	L	Н	×	REF	ILLEGAL
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL
Refresh	Н	×	×	×	×	DESL	Enter idle after tRC1
	L	Н	Н	Н	×	NOP	Nop Enter idle after tRC1
	L	Н	Н	L	×	BST	Nop Enter idle after tRC1
	L	Н	L	Н	BA, CA, A10	EAD/READA	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL
	L	L	Н	Н	BA, RA	ACT	ILLEGAL
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	Н	×	REF	ILLEGAL
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL
Mode Register	Н	×	×	×	×	DESL	Nop Enter idle after tRSC
Accessing	L	Н	Н	Н	×	NOP	Nop Enter idle after tRSC
	L	Н	Н	L	×	BST	Nop Enter idle after tRSC
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL
	L	L	Н	Н	BA, RA	ACT	ILLEGAL
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	Н	×	REF	ILLEGAL
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code




FUNCTIONAL TRUTH TABLE Continued:

- 1. All entries assume that CKE is active (CKEn-1=CKEn=H).
- 2. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- 3. Illegal if tRCD is not satisfied.
- 4. Illegal if tRAS is not satisfied.
- 5. Must satisfy burst interrupt condition.
- 6. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 7. Must mask preceding data which don't satisfy tDPL.
- 8. Illegal if tRRD is not satisfied.



STATE DIAGRAM



ISSI ®

Symbol	Parameters		Rating	Unit	
Vdd max	Maximum Supply Voltage		-0.5to+4.6	V	
Vddq max	Maximum Supply Voltage for Ou	utput Buffer	0.5 to +4.6	V	
Vin	Input Voltage		-0.5to+4.6	V	
Vout	Output Voltage	-0.5to+4.6	V		
Pd max	Allowable Power Dissipation		1	W	
lcs	Output Shorted Current		50	mA	
Topr	Operating Temperature	Com.	0 to +70	C	
		Ind.	-40 to +85		
Тѕтс	Storage Temperature		-55 to +125	C	

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. All voltages are referenced to Vss.

DC RECOMMENDED OPERATING CONDITIONS⁽²⁾ (At T_A = 0 to +70°C)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	3.0	3.3	3.6	V
Vddq	I/O Supply Voltage	3.0	3.3	3.6	V
VIH ⁽¹⁾	Input High Voltage	2.0	—	Vddq + 0.3	V
VIL ⁽²⁾	Input Low Voltage	-0.3	_	+0.8	V

Note:

1. VIH (max) = VDDQ +1.5V (PULSE WIDTH \leq 5NS).

2. VIL (min) = -1.5V (PULSE WIDTH ≤ 5 NS).

CAPACITANCE CHARACTERISTICS (At TA = 0 to +25°C, VDD = VDDQ= 3.3 ± 0.3V, f = 1 MHz)

Symbol	Parameter	Тур.	Max.	Unit
CIN1	Input Capacitance: CLK	_	3.5	pF
CIN2	Input Capacitance: All other input pins	—	3.8	pF
CI/O	Data Input/Output Capacitance:I/Os	—	6.5	pF



Symbo	ol Parameter	Test Condition			Speed	Min.	Max.	Unit
lil	InputLeakage Current	$0V \le V$ IN $\le V$ CC, with pins oth the tested pin at 0V	ner than			-5	5	μA
Iol	Output Leakage Current	Output is disabled, $0V \le Vo$	uт≤Vcc			-5	5	μA
Vон	Output High Voltage Level	lout=-2mA				2.4	_	V
Vol	Output Low Voltage Level	Ιουτ = +2 m Α				_	0.4	V
DD1	Operating Current ^(1,2)	One Bank Operation,		Com.	-6	_	170	mA
		•		Com.	-7		160	mA
		BurstLength=1		Ind.	-7	_	170	mA
		$t_{RC} \ge t_{RC}$ (min.)		Com.	-10	_	140	mA
		Iout = 0mA		Ind.	-10	_	150	mA
DD2P	Precharge Standby Current	CKE ≤ VIL (MAX)	tck = tck (MIN)		_	_	3	mA
IDD2PS	(In Power-Down Mode)		tcκ = ∞		—	—	2	mA
DD2N	Precharge Standby Current	CKE ≥ Viн (мin)	tcк = tcк (міл)		_	_	25	mA
DD2NS	(In Non Power-Down Mode)		tcκ = ∞		—	—	15	mA
IDD3P	Active Standby Current	CKE ≤ VIL (MAX)	tcк = tcк (міл)		_	_	10	mA
I DD3PS	(In Power-Down Mode)		tcκ = ∞		—		10	mA
I DD3N	Active Standby Current	CKE ≥ Viн (мin)	tcк = tcк (міл)	Com.	_	_	35	mA
				Ind.	—		45	mA
I DD3NS	(In Non Power-Down Mode)		tcκ = ∞	Com.	—	—	30	mA
				Ind.	—	_	35	mA
				Com.	-6	_	165	mA
DD4	Operating Current	tcк = tcк (міл)		Com.	-7	_	150	mA
	(In Burst Mode) ⁽¹⁾	IOUT = 0mÅ		Ind.	-7		160	mA
				Com.	-10		140	mA
				Ind.	-10	_	150	mA
				Com.	-6		330	mA
DD5	Auto-Refresh Current	trc = trc (min)		Com.	-7		300	mA
		· · /		Ind.	-7		330	mA
				Com.	-10	_	270	mA
				Ind.	-10		300	mA
DD6	Self-Refresh Current	CKE≤0.2V		Com.	_	_	2	mA
				Ind.	_	_	3	mA

DC ELECTRICAL CHARACTERISTICS (Recommended Operation Conditions unless otherwise noted.)

Notes:

1. These are the values at the minimum cycle time. Since the currents are transient, these values decrease as the cycle time increases. Also note that a bypass capacitor of at least 0.01 µF should be inserted between VDD and Vss for each memory chip to suppress power supply voltage noise (voltage drops) due to these transient currents.

2. IDD1 and IDD4 depend on the output load. The maximum values for Icc1 and Icc4 are obtained with the output open state.



AC ELECTRICAL CHARACTERISTICS (1,2,3)

			-6		-7		-10)	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max	Units	
tскз	Clock Cycle Time	CAS Latency = 3	6	_	7	_	10	_	ns
tCK2		CAS Latency = 2		—	10	—	10	_	ns
tAC3	Access Time From CLK ⁽⁴⁾	\overline{CAS} Latency = 3	_	5.4	—	5.4	—	7	ns
tac2		CAS Latency = 2				6	_	9	ns
tснı	CLK HIGH Level Width		2.5	—	2.5	_	3.5	—	ns
tcL	CLK LOW Level Width		2.5	—	2.5	—	3.5		ns
tонз	Output Data Hold Time	CAS Latency = 3	2.5	_	2.5	—	2.5	_	ns
toh2		CAS Latency = 2	2.5		2.5	_	2.5		ns
tız	Output LOW Impedance Tin	ne	0	—	0	—	0	_	ns
tHZ3	Output HIGH Impedance Tin		—	6	—	6	—	7	ns
tHZ2		CAS Latency = 2	—	6	—	6	—	9	ns
tDS	Input Data Setup Time ^(2,3)		1.5		1.5	—	2.0		ns
tdн	Input Data Hold Time ^(2,3)		0.8	_	0.8	_	1	_	ns
tas	Address Setup Time ^(2,3)		1.5		1.5	—	2.0		ns
tан	Address Hold Time ^(2,3)		0.8	_	0.8	—	1	_	ns
tcks	CKE Setup Time ^(2,3)		1.5	_	1.5	_	2.0	_	ns
tскн	CKE Hold Time ^(2,3)		0.8	_	0.8	_	1	_	ns
tска	CKE to CLK Recovery Delay	/ Time	1CLK+3	_	1CLK+3	—	1CLK+3	_	ns
tcs	Command Setup Time (CS, I	RAS, CAS, WE, DQM) ^(2,3)	1.5	_	1.5	—	2.0	_	ns
tсн	Command Hold Time (CS, R	AS, CAS, WE, DQM) ^(2,3)	0.8	_	0.8	—	1	_	ns
tRC	Command Period (REF to R	EF / ACT to ACT)	60		63	_	70	_	ns
tras	Command Period (ACT to Pl	RE)	37	120,000	37	120,000	44	120,000	ns
t RP	Command Period (PRE to A	CT)	18		18	_	20		ns
tRCD	Active Command To Read /	Write Command Delay Time	18		18	_	20	_	ns
trrd	Command Period (ACT [0] to	o ACT[1])	12	_	14	_	15	_	ns
tdpl3	Input Data To Precharge Command Delay time	CAS Latency = 3	2CLK	_	2CLK	—	2CLK	_	ns
tDPL2	,	CAS Latency = 2	2CLK	_	2CLK	—	2CLK	—	ns
tdal3	Input Data To Active / Refre Command Delay time (Duri	,	2CLK+trp	_	2CLK+trp	_	2CLK+trp	_	ns
tDAL2		CAS Latency = 2	2CLK+trp	_	2CLK+trp	—	2CLK+trp	_	ns
tr	Transition Time		0.5	30	0.5	30	0.5	30	ns
t REF	Refresh Cycle Time (4096)		_	64	_	64	_	64	ms

Notes:

1. When power is first applied, memory operation should be started 100 µs after VDD and VDDQ reach their stipulated voltages. Also note that the power-on sequence must be executed before starting memory operation.

2. Measured with $t_T = 1$ ns. If clock rising time is longer than 1ns, (tr. /2 - 0.5) ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tr) = 1ns. If tr and tr are longer than 1ns, transient time compensation should be considered and (tr + tr) / 2-1 ns should be added to the parameter.

4. Access time is measured at 1.5V with the load shown in the figure below.

5. The time tHz (max.) is defined as the time required for the output voltage to transition by ± 200 mV from VoH (min.) or VoL (max.) when the output is in the high impedance state.




OPERATING FREQUENCY / LATENCY RELATIONSHIPS

SYMBOL	PARAMETER	-6	-7	-10.	UNITS
	Clock Cycle Time	6	7	10	ns
_	OperatingFrequency	166	143	100	MHz
tCCD	READ/WRITE command to READ/WRITE command	1	1	1	cycle
t CKED	CKE to clock disable or power-down entry mode	1	1	1	cycle
t PED	CKE to clock enable or power-down exit setup mode	1	1	1	cycle
tDQD	DQM to input data delay	0	0	0	cycle
t DQM	DQM to data mask during WRITEs	0	0	0	cycle
tDQZ	DQM to data high-impedance during READs	2	2	2	cycle
t DWD	WRITE command to input data delay	0	0	0	cycle
t DAL	Data-in to ACTIVE command	5	4	4	cycle
t DPL	Data-in to PRECHARGE command	2	2	2	cycle
t BDL	Last data-in to burst STOP command	1	1	1	cycle
tCDL	Last data-in to new READ/WRITE command	1	1	1	cycle
t RDL	Last data-in to PRECHARGE command	2	2	2	cycle
t MRD	LOAD MODE REGISTER command to ACTIVE or REFRESH command	2	2	2	cycle
troн	Data-out to high-impedance fromCL = 3PRECHARGE commandCL = 2	3 2	3 2	3 2	cycle




AC TEST CONDITIONS

Input Load



Output Load



AC TEST CONDITIONS

Parameter	Unit
AC High Level Input Voltage/Low Level Input Voltage	3.0V to 0V
Input Rise and Fall Times	1 ns
Input Timing Reference Level	1.5V
Output Timing Measurement Reference Level 1.5V	



FUNCTIONAL DESCRIPTION

The 128Mb SDRAMs are quad-bank DRAMs which operate at 2.5V or 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 33,554,432-bit banks is organized as 4,096 rows by 512 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an AC-TIVE command which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0-A11 select therow). The address bits A0-A9 (x8); A0-A8 (x16); A0-A7 (X32) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

Initialization

SDRAMs must be powered up and initialized in a predefined manner.


The 128M SDRAM is initialized after the power is applied to VDD and VDDQ (simultaneously) and the clock is stable.

A 200µs delay is required prior to issuing any command other than a COMMAND INHIBIT or a NOP. The COMMAND INHIBIT or NOP may be applied during the 100us period and should continue at least through the end of the period.

With at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied once the 100µs delay has been satisfied. All banks must be precharged. This will leave all banks in an idle state where two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is then ready for mode register programming.

The mode register and extended mode registers should be loaded prior to applying any operational command because it will power up in an unknown state.






ISSI®




AUTO-REFRESH CYCLE





SELF-REFRESH CYCLE





REGISTER DEFINITION


Mode Register

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in MODE REGISTER DEFINITION.

The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the WRITE burst mode, and M10 and M11 are reserved for future use.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.



MODE REGISTER DEFINITION

BURST LENGTH

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in MODE REGISTER DEFINITION. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4 or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, mean-

ing that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A7 (x32) when the burst length is set to two; by A2-A7 (x32) when the burst length is set to four; and by A3-A7 (x32) when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in BURST DEFINITION table.

BURST DEFINITION

Burst Burst	Starting Column			Order of Accesses Within a		
Length	Address		S	Type = Sequential	Type = Interleaved	
			A 0			
2			0	0-1	0-1	
			1	1-0	1-0	
		A 1	A 0			
		0	0	0-1-2-3	0-1-2-3	
4		0	1	1-2-3-0	1-0-3-2	
		1	0	2-3-0-1	2-3-0-1	
		1	1	3-0-1-2	3-2-1-0	
	A 2	A 1	A 0			
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7	
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6	
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5	
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4	
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3	
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2	
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1	
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0	
Full Page	n = A0-A7			Cn, Cn + 1, Cn + 2 Cn + 3, Cn + 4	Not Supported	
(y)	(location 0-y	/)		Cn-1, Cn		

Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 PRELIMINARY INFORMATION Rev. 00C 01/20/05

CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in CAS Latency diagrams. The Allowable Operating Frequency table indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Operating Mode

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.

Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Write Burst Mode


When M9 = 0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.

CAS Latency

Allowable Operating Frequency (MHz)

CAS Latency = 2	CAS Latency = 3
-	166
100	143
100	100
	- 100

CAS LATENCY



CHIP OPERATION

BANK/ROW ACTIVATION


Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be "opened." This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated (see Activating Specific Row Within Specific Bank).

After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the tRCD specification. Minimum tRCD should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a tRCD specification of 20ns with a 125 MHz clock (8ns period) results in 2.5 clocks, rounded to 3. This is reflected in the following example, which covers any case where $2 < [tRCD (MIN)/tcK] \le 3$. (The same procedure is used to convert other specification limits from time units to clock cycles).


A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by trc.

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by tRRD.

ACTIVATING SPECIFIC ROW WITHIN SPE-CIFIC BANK



EXAMPLE: MEETING TRCD (MIN) WHEN $2 < [TRCD (MIN)/TCK] \le 3$



ISSI

READS

READ bursts are initiated with a READ command, as shown in the READ COMMAND diagram.

The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic READ commands used in the following illustrations, auto precharge is disabled.

During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. The CAS Latency diagram shows general timing for each possible CAS latency setting.


Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A full-page burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.)

Data from any READ burst may be truncated with a subsequent READ command, and data from a fixed-length READ burst may be immediately followed by data from a READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst which is being truncated.

The new READ command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Consecutive READ Bursts for CAS latencies of two and three; data element n+3 is either the last of a burst of four or the last desired of a longer burst. The 128Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A READ command can be initiated on any clock cycle following a previous READ command. Full-speed random read accesses can be performed to the same bank, as shown in Random READ Accesses, or each subsequent READ may be performed to a different bank.

Data from any READ burst may be truncated with a subsequent WRITE command, and data from a fixed-length READ burst may be immediately followed by data from a WRITE command (subject to bus turnaround limitations). The WRITE burst may be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. In a given system design, there may be a possibility that the device driving the input data will go Low-Z before the SDRAM DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command.

READ COMMAND



The DQM input is used to avoid I/O contention, as shown in Figures RW1 and RW2. The DQM signal must be asserted (HIGH) at least two clocks prior to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z), regardless of the state of the DQM signal, provided the DQM was active on the clock just prior to the WRITE command that truncated the READ command. If not, the second WRITE will be an invalid WRITE. For example, if DQM was LOW during T4 in Figure RW2, then the WRITEs at T5 and T7 would be valid, while the WRITE at T6 would be invalid.

The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure RW1 shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle, and Figure RW2 shows the case where the additional NOP is needed.


A fixed-length READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued *x* cycles before the clock edge at which the last desired data element is valid, where *x* equals the CAS latency minus one. This is shown in the READ to PRECHARGE diagram for each possible CAS latency; data element n + 3 is either the last of a burst of four or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met. Note that part of the row precharge time is hidden during the access of the last data element(s).

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.


Full-page READ bursts can be truncated with the BURST TERMINATE command, and fixed-length READ bursts may be truncated with a BURST TERMINATE command, provided that auto precharge was not activated. The BURST TERMINATE command should be issued *x* cycles before the clock edge at which the last desired data element is valid, where *x* equals the CAS latency minus one. This is shown in the READ Burst Termination diagram for each possible CAS latency; data element n+3 is the last desired data element of a longer burst.




RW1 - READ TO WRITE



RW2 - READ TO WRITE WITH EXTRA CLOCK CYCLE




CONSECUTIVE READ BURSTS






RANDOM READ ACCESSES






READ BURST TERMINATION






ALTERNATING BANK READ ACCESSES



- 1) **CAS** latency = 2, Burst Length = 4 2) X16: A9 and A11 = "Don't Care"
- X32: A8, A9, and A11 = "Don't Care"

ISSI®


READ - FULL-PAGE BURST



- 1) \overline{CAS} latency = 2, Burst Length = Full Page
- 2) X16: A9 and A11 = "Don't Care"
 - X32: A8, A9, and A11 = "Don't Care"




READ - DQM OPERATION



- 1) \overline{CAS} latency = 2, Burst Length = 4
- 2) X16: A9 and A11 = "Don't Care"
- X32: A8, A9, and A11 = "Don't Care"

ISSI®

READ to PRECHARGE






WRITES

WRITE bursts are initiated with a WRITE command, as shown in WRITE Command diagram.

WRITE COMMAND



The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored (see WRITE Burst). A full-page burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.)

Data for any WRITE burst may be truncated with a subsequent WRITE command, and data for a fixed-length WRITE burst may be immediately followed by data for a WRITE command. The new WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the new command applies to the new command. An example is shown in WRITE to WRITE diagram. Data *n* + 1 is either the last of a burst of two or the last desired of a longer burst. The 128Mb SDRAM uses a pipelined architecture and therefore does not require the *2n* rule associated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Random WRITE Cycles, or each subsequent WRITE may be performed to a different bank.


Data for any WRITE burst may be truncated with a subsequent READ command, and data for a fixed-length WRITE burst may be immediately followed by a subsequent READ command. Once the READ com mand is registered, the data inputs will be ignored, and WRITEs will not be executed. An example is shown in WRITE to READ. Data n + 1 is either the last of a burst of two or the last desired of a longer burst.

Data for a fixed-length WRITE burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a fullpage WRITE burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued twe after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a twr of at least one clock plus time, regardless of frequency. In addition, when truncating a WRITE burst, the DQM signal must be used to mask input data for the clock edge prior to, and the clock edge coincident with, the PRECHARGE command. An example is shown in the WRITE to PRECHARGE diagram. Data n+1 is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met.


In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.

Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command will be ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in WRITE Burst Termination, where data *n* is the last desired data element of a longer burst.


WRITE BURST



WRITE TO WRITE




RANDOM WRITE CYCLES




S




WRITE TO READ




WRITE TO PRECHARGE (TWR @ TCK ≥ 15NS)








WRITE Burst Termination



ISS




WRITE - FULL PAGE BURST



- 1) Burst Length = Full Page
- 2) X16: A9 and A11 = "Don't Care"
- X32: A8, A9, and A11 = "Don't Care"

ISSI®


WRITE - DQM OPERATIOON



- 1) Burst Length = 4
- 2) X16: A9 and A11 = "Don't Care"
 - X32: A8, A9, and A11 = "Don't Care"



ALTERNATING BANK WRITE ACCESS



- 1) Burst Length = 4
- 2) X16: A9 and A11 = "Don't Care"
- X32: A8, A9, and A11 = "Don't Care"


CLOCK SUSPEND

Clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, "freezing" the synchronous logic.


For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended.

Any command or data present on the input pins at the time of a suspended internal clock edge is ignored; any data present on the DQ pins remains driven; and burst counters are not incremented, as long as the clock is suspended. (See following examples.)

Clock suspend mode is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.




Clock Suspend During READ Burst



Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 PRELIMINARY INFORMATION Rev. 00C 01/20/05



CLOCK SUSPEND MODE



Notes:

 1) CAS latency = 2, Burst Length = 2
 2) X16: A9 and A11 = "Don't Care" X32: A8, A9, and A11 = "Don't Care"

PRECHARGE


The PRECHARGE command (see figure) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (tRP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

POWER-DOWN


Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if powerdown occurs when there is a row active in either bank, this mode is referred to as active power-down. Entering powerdown deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device may not remain in the power-down state longer than the refresh period (64ms) since no refresh operations are performed in this mode.

The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired clock edge (meeting tcks). See figure below.

PRECHARGE Command




POWER-DOWN





POWER-DOWN MODE CYCLE



BURST READ/SINGLE WRITE


The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a logic 1. In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. READ commands access columns according to the programmed burst length and sequence, just as in the normal mode of operation (M9 = 0).

CONCURRENT AUTO PRECHARGE

An access command (READ or WRITE) to another bank while an access command with auto precharge enabled is executing is not allowed by SDRAMs, unless the SDRAM supports CONCURRENT AUTO PRECHARGE. *ISSI* SDRAMs support CONCURRENT AUTO PRECHARGE. Four cases where CONCURRENT AUTO PRECHARGE occurs are defined below.


READ with Auto Precharge

- 1. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a READ on bank n, CAS latency later. The PRECHARGE to bank n will begin when the READ to bank m is registered.
- 2. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a READ on bank n when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered.



READ With Auto Precharge interrupted by a READ

READ With Auto Precharge interrupted by a WRITE







WRITE with Auto Precharge

- 3. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing (CAS latency) later. The PRECHARGE to bank n will begin after twR is met, where twR begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.
- 4. Interrupted by a WRITE (with or without auto precharge): AWRITE to bank m will interrupt a WRITE on bank n when registered. The PRECHARGE to bank n will begin after twR is met, where twR begins when the WRITE to bank m is registered. The last valid data WRITE to bank n will be data registered one clock prior to a WRITE to bank m.

WRITE With Auto Precharge interrupted by a READ




WRITE With Auto Precharge interrupted by a WRITE






SINGLE READ WITH AUTO PRECHARGE



- 1) \overline{CAS} latency = 2, Burst Length = 1
- 2) X16: A9 and A11 = "Don't Care"
- X32: A8, A9, and A11 = "Don't Care"



READ WITH AUTO PRECHARGE




Notes:

 1) CAS latency = 2, Burst Length = 4
 2) X16: A9 and A11 = "Don't Care" X32: A8, A9, and A11 = "Don't Care"




SINGLE READ WITHOUT AUTO PRECHARGE



- 1) **CAS** latency = 2, Burst Length = 1
- 2) X16: A9 and A11 = "Don't Care"
 - X32: A8, A9, and A11 = "Don't Care"




READ WITHOUT AUTO PRECHARGE



Notes:

 1) CAS latency = 2, Burst Length = 4
 2) X16: A9 and A11 = "Don't Care" X32: A8, A9, and A11 = "Don't Care"




SINGLE WRITE WITH AUTO PRECHARGE

- 1) Burst Length = 1
- 2) X16: A9 and A11 = "Don't Care"
 - X32: A8, A9, and A11 = "Don't Care"




SINGLE WRITE - WITHOUT AUTO PRECHARGE



- 1) Burst Length = 1
- 2) X16: A9 and A11 = "Don't Care"
 - X32: A8, A9, and A11 = "Don't Care"



WRITE - WITHOUT AUTO PRECHARGE




Notes:

- 1) Burst Length = 4
- 2) X16: A9 and A11 = "Don't Care"

X32: A8, A9, and A11 = "Don't Care"



WRITE - WITH AUTO PRECHARGE



Notes:

- 1) Burst Length = 4
- 2) X16: A9 and A11 = "Don't Care" X32: A8, A9, and A11 = "Don't Care"

Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 PRELIMINARY INFORMATION Rev. 00C 01/20/05

ORDERING INFORMATION - VDD = 3.3V

Commercial Range: 0°C to 70°C

Frequency	Speed (ns)	Order Part No.	Package
166 MHz	6	IS42S81600A-6T	54-Pin TSOPII
143 MHz	7	IS42S81600A-7T	54-Pin TSOPII
100 MHz	10	IS42S81600A-10T	54-Pin TSOPII

Frequency	Speed (ns)	Order Part No.	Package
166 MHz	6	IS42S16800A-6T	54-Pin TSOPII
143 MHz	7	IS42S16800A-7T	54-Pin TSOPII
100 MHz	10	IS42S16800A-10T	54-Pin TSOPII

Frequency	Speed (ns)	Order Part No.	Package
166 MHz	6	IS42S32400A-6T	86-Pin TSOPII
143 MHz	7	IS42S32400A-7T	86-Pin TSOPII
100 MHz	10	IS42S32400A-10T	86-Pin TSOPII

ORDERING INFORMATION - VDD = 3.3V

Industrial Range: -40°C to 85°C

Frequency	Speed (ns)	Order Part No.	Package
143 MHz	7	IS42S81600A-7TI	54-Pin TSOPII
100 MHz	10	IS42S81600A-10TI	54-Pin TSOPII

Frequ	lency	Speed (ns)	Order Part No.	Package
143	MHz	7	IS42S16800A-7TI	54-Pin TSOPII
100	MHz	10	IS42S16800A-10TI	54-Pin TSOPII

Frequency	Speed (ns)	Order Part No.	Package
143 MHz	7	IS42S32400A-7TI	86-Pin TSOPII
100 MHz	10	IS42S32400A-10TI	86-Pin TSOPII

S^T[®]

ORDERING INFORMATION - VDD = 3.3V

Commercial Range: 0°C to 70°C

Frequency	Speed (ns)	Order Part No.	Package
166 MHz	6	IS42S81600A-6TL	54-Pin TSOPII, Lead-free
143 MHz	7	IS42S81600A-7TL	54-Pin TSOPII, Lead-free
100 MHz	10	IS42S81600A-10TL	54-Pin TSOPII, Lead-free

Frequency	Speed (ns)	Order Part No.	Package
166 MHz	6	IS42S16800A-6TL	54-Pin TSOPII, Lead-free
143 MHz	7	IS42S16800A-7TL	54-Pin TSOPII, Lead-free
100 MHz	10	IS42S16800A-10TL	54-Pin TSOPII, Lead-free

Frequency	Speed (ns)	Order Part No.	Package
166 MHz	6	IS42S32400A-6TL	86-Pin TSOPII, Lead-free
143 MHz	7	IS42S32400A-7TL	86-Pin TSOPII, Lead-free
100 MHz	10	IS42S32400A-10TL	86-Pin TSOPII, Lead-free

ORDERING INFORMATION - VDD = 3.3V

Industrial Range: -40°C to 85°C

Frequency	Speed (ns)	Order Part No.	Package
143 MHz	7	IS42S81600A-7TLI	54-Pin TSOPII, Lead-free
100 MHz	10	IS42S81600A-10TI	54-Pin TSOPII, Lead-free

Frequency	Speed (ns)	Order Part No.	Package
143 MHz	7	IS42S16800A-7TLI	54-Pin TSOPII, Lead-free
100 MHz	10	IS42S16800A-10TLI	54-Pin TSOPII, Lead-free

Frequency	Speed (ns)	Order Part No.	Package
143 MHz	7	IS42S32400A-7TLI	86-Pin TSOPII, Lead-free
100 MHz	10	IS42S32400A-10TLI	86-Pin TSOPII, Lead-free

ISSI®

PACKAGING INFORMATION



Plastic TSOP 54–Pin, 86-Pin Package Code: T (Type II)

